Three-dimensional Finite Element Analysis of Thermomechanical Behavior in Flip-chip Packages under Temperature Cycling Conditions

Abstract

Flip-chip packaging provides a high-performance low-cost approach for the development of electronic packages. A three-dimensional viscoelastic-plastic finite element analysis using the commercial software ANSYS has been performed to study the thermomechanical behavior in flip-chip assemblies, i.e., the four components, chip, solder ball, underfill, and substrate. The viscoelastic behavior of the underfill is modeled on the Maxwell constitutive equation while the viscoplastic behavior of the solder balls is modeled by the Anand model. Both the chip and the substrate are assumed to be elastic materials modeled by the Hooke's law. As in standard industry practice, temperature cycling from 125 to 55°C is used. Simulated thermomechanical behavior is presented for the solder balls. Subsequently, the effects of underfill-material properties, such as elasticity and coefficient of thermal expansion are also investigated.

Keywords

flip-chip viscoelastic Anand model

Get full access to this article

View all access options for this article.

References

Suhir, E. (1992). Mechanical Behavior and Reliability of Flip Chip Solder Joint Interconnections in Thermally Matched Assemblies , in Proc. 42nd Electron. Comp. Technol. Conf., 563–572 .

Pang, H. L. J. , Tan, T. I. , Lim, G. Y. and Piscataway, N. J. (1997). Thermal Stress Analysis of Direct Chip Attach Electronic Packaging Assembly , IEEE Electronic Packaging Technology Conference, pp. 170–176 .

Zhao, Jie-Hua, Dai, Xiang and Ho, P. S. (1998). Analysis and Modeling Verification for Thermal-mechanical Deformation in Flip-Chip Packages , IEEE Electronic Components and Technology Conference, pp. 336–344 .

Michaelides, S. and Sitaraman, S. K. (1998). Effect of Material and Geometry Parameters on the Thermo-Mechanical Reliability of Flip-Chip Assemblies , IEEE Inter Society Conference on Thermal Phenomena, pp. 193–200 .

Wang, J. , Qian, Z. and Liu, S. (1998). Process Induced Stress of a Flip-Chip Packaging by Sequential Processing Modeling Technique , Transactions on ASME J. of Electronic Packaging, 120(2): 309–313 .

Mertol, A. (2000). Application of the Taguchi Method to Chip Scale Package (CSP) Design , IEEE Transactions on Advanced Packaging, 23(2): 266–276 .

Dishongh, T. , Basaran, C. and Cartwright, A. N. (2002). Impact of Temperature Cycle Profile on Fatigue Life of Solder Joints , IEEE Transactions on Advanced Packaging, 25(3): 433–438 .

Amagai, M. (1999). Characterization of chip scale packing material , Microelectronics Reliability, 39: 1365–1377 .

(2002). ANSYS User's Manual for Revision 5.7, ANSYS, Inc., Houston, PA.