A Study on the Effect of Epoxy Molding Compound (EMC) Rheology During Encapsulation of Stacked-CHIP Scale Packages (S-CSP)

Abstract

The numerical and experimental investigations of three-dimensional (3-D) mold filling during encapsulation process in stacked-chip scale package (S-CSP) are presented. The finite difference method (FDM) based on Navier—Stokes equations has been employed for the flow analysis in the mold cavity. The mold flow is assumed to be non-Newtonian and non-isothermal. The proposed models can take care of polymer rheology with cure effect (Castro—Macosko model) and without cure effect (Cross model). A package with five, six, and seven overhang stacking dies without wire bonds is considered for simulation. The epoxy molding compound (EMC) used is HITACHI CEL-9200. The effects of gap between die top and mold cap surface, and between adjacent dies on flow rheology are analyzed and presented. The flow retardation in the limitation region (gap region) and smooth flow in the free region of the package is being predicted. Higher initial conversion of EMC demonstrated higher viscosity and slower melt front advancement especially under the overhang area of same die stacking region and critical gap between the die and mold cap. The void mechanism occurred due to unbalanced mold flow and critical gap clearance. The simulation results are verified with those obtained from a typical electronic industry and found in good agreement. From the results; the Castro—Macosko model is found to be more stable and reliable on the flow rheology.

Keywords

stacked-chip scale package (S-CSP)finite difference method (FDM)Castro— Macosko model cross model.

Get full access to this article

View all access options for this article.

References

Liang, C.W. , Vanktesh, M. , Kulakarni, P.A. , Aswatha Narayana and Seetharamu, K.N. ( 2005). Parametric Studies in Transfer Molding for Newtonian Fluids, Journal of Physical Science, 16(2): 103-114.

Tummala, R.R. ( 2001). Fundamentals of Microsystems Packaging, pp. 44-79, McGraw Hill, Singapore.

Zhou, T. , Gerber, M. and Dreiza, M. ( 2004). Stacked Die Package Design Guidelines, Proc. IMAPS Conference, November 17, 2004. California, USA.

Chylak, B. and Wei Qin, I. ( 2002). Packaging Challenges and Solutions for Multi-Stack Die Applications, IEEE 2002 International Electronic Manufacturing Technology (IEMT) Symposium.

Kada, I.M. and Smith, L. ( 2000). Advancements in Stacked Chip Scale Packaging (S-CSP), Provides System-in-a-Package Functionality for Wireless and Handheld Applications , Proc. of Pan Pacific Microelectronics Symposium Conf., Maui, Hawaii, Jan. 2000.

Lee, M.W. , Khim, J.Y. , Min, Y. , Chung, J.Y. and Lee, C.H.

Rheological Characterization and Full 3D Mold Flow Simulation in Multi-Die Stack CSP of Chip Array Packaging

IEEE 2006 Electronic Components and Technology Conference, 1-4244-0152-6/06/2006. pp. 1029-1037, San Diego, CA USA.

Sze, M.W.H. and Papageorge, M. ( 1998). Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpBGA). 4th Annual Flip Chip, BGA, Chip Scale Packaging’98, April 28-29, pp. 1-7, ASAT Ltd., Hong Kong.

Carreau, P.J. , De Kee, D.C.R. and Chabra, R.P. ( 1997). Rheology of Polymeric System: Principles and Applications , Hanser Publishers, Munich.

Lenk, R.S. ( 1978). Polymer Rheology, Applied Science Publishers Ltd., London.

10.

Rong-Yeu Chang , Wen-Hsien Yang , Sheng-Jye Hwang and Francis Su , (2004). Three-Dimensional Modelling of Mold Filling in Microelectronics Encapsulation Process, IEEE Transactions on Components and Packaging Technologies, 27(1): March 2004.

11.

Sejin Han and Wang, K.K. (1995). Flow Analysis in a Cavity with Leadframe During Semiconductor Chip Encapsulation, Advances in Electronic Packaging, ASME EEP-Vol. 10-1.

12.

Nguyen, L.T. ( 1993). Reactive Flow Simulation in Transfer Molding of IC Packages. 0569-5503/93/ 0000-0375 IEEE.

13.

Allen, S.A.B. , Wang, S.T. , Nguyen, L.T. and Arbalaez, F. (1997). Rheokinetics Models for Epoxy Molding Compounds used in IC Encapsulation, IEEE Polymeric Electronics Packaging, 1997, 26-30 Oct., pp. 149-157, Norrkoping, Sweden.

14.

Nguyen, L. , Quentin, C.G. and Lee, W.W. ( 1999). Flow Modeling and Visualization of the Transfer Molding of Plastic Ball Grid Array Packages, 1999 Electronic Components and Technology Conference, Santa Clara.

15.

Nguyen, L. , Quentin, C. , Lee, W. , Bayyuk, S. , Birdstrup-Allen, S.A. and Wang, S.T. ( 2000) Computational Modeling and Validation of the Encapsulation of Plastic Packages by Transfer Molding. Transactions of the ASME, Journal of Electronic Packaging, 122: 138-146 June 2000 .

16.

Ichimura, S. , Kinashi, K. and Urano, T. ( 1990). Relation between Inner Voids of Plastic IC Packages and Non-Newtonian Flow Characteristic of Resin Encapsulant, IEEE 0569-5503/90/0000-0641.

17.

Tanaka, T. , Asano, S. , Oizumi, K. Niwa and Nishioka, T. ( 1994). Flow Analysis of Semiconductor Encapsulating Material , 0569-5503/94/0000-0134.

18.

Chai, K. , Liu, V. , Wang, Y.P. and Her, T.D. ( 2000). The Application of Mold Flow Simulation in Electronic Package, IEEE 2000, Intenational Symposium on Electronic Material and Packaging, 30 November-2 December, 2000, Hong Kong.

19.

Chein-Chang Pei and Sheng-Jye Hwang (2005). Prediction of Wire Sweep during the Encapsulation of IC Packaging with Wire Density Effect, Transactions of the ASME, Journal of Electronic Packaging, 127: 335-339 September.

20.

Nguyen, L.T. , Queintin, C.G. and Lee, W.W. Flow Modeling and Visualization of the Transfer Molding of Plastic Ball Grid Array Packages, IEEE 1999 International Electronic Components and Technology Conference.

21.

Rong-Yeu Chang and Wen-Hsien Yang (2001). Numerical Simulation of Mold Filling in Injection Molding Using a Three-Dimensional Finite Volume Approach, International Journal for Numerical Methods in Fluids , 37: 125-148.

22.

Kulkarni, V.M. , Seetharamu, K.N. , Azid, I.A. , Narayana, P.A.A. , Quadir, G.A. (2006). Numerical Simulation of Underfill Encapsulation Process Based on Characteristic Split Method, Int. J. Numer. Meth. Engng, 66: 1658-1671.

23.

Jong, W.R. , Chen, Y.R. and Kuo, T.H. ( 2005). Wire Density in CAE Analysis of High Pin-Count IC Packages: Simulation and Verification, International Communication in Heat and Mass Transfer, 32: 1350-1359.

24.

Chang, R.-Y. , Yang, W.-S. , Chen, E. , Lin, C. , Hsu, C.-H. ( 1998). On the Dynamic of Air Trap in the Encapsulation Process of Microelectronis Package, ANTEC’98, SPE’S 56th Annual Technical Conference, Atlanta, USA.