The Inclusive-AND (Equivalence,Exclusive-NOR (EXNOR,XNOR)) and Exclusive-OR (EXOR,XOR) Gates in Mixed Logic

Abstract

Mixed logic notation simplifies the analysis and design of digital circuits and supports self-documenting gate level circuits. Additionally, it provides alternative implementations which could result in reducing the number of gates. The current symbol of the Equivalence gate as an Exclusive OR with the output ASSERTED LOW (Exclusive NOR) is troubling when we want to think of the output ASSERTED HIGH. This had impeded extending the mixed logic approach to Exclusive OR. We suggest introducing an alternative distinct symbol for the Equivalence (Inclusive-AND) gate to facilitate the application of the mixed logic concepts to both the Exclusive-OR and the Inclusive-AND gates.

Keywords

Equivalence Exclusive OR Exclusive NOR Inclusive AND logic gates mixed logic

Get full access to this article

View all access options for this article.

References

Logic gate, Wikipedia, the free encyclopedia, http://en.wikipedia.org/wiki/Logic_gate

She

T. C.

Shu

, ‘Optoelectronic Exclusive-NOR Gate Operating at 200 Mbits/s’, IEEE Photonic Technology Lett., 6(6) (June 1994), 712–714.

de Silva

A. P.

McClenaghan

N. D.

, ‘Molecular-scale logic gates’, Chem. Eur. J., 10 (2004), 574–586.

Awschalom

Loss

Samarth

, Semiconductor Spintronics and Quantum Computation (Springer, Berlin, 2002).

Brown

S. D.

, Field-Programmable Gate Arrays (Kluwer, Boston, 1992).

Almaini

A. E. A.

, Electronics Logic Systems, 2nd edn (Prentice Hall, Englewood Cliffs, NJ, 1989).

Fletcher

W. I.

, An Engineering Approach To Digital Design (Prentice Hall, Englewood Cliffs, NJ, 1980).

Palmer

Perlman

, Schaum's Outline Series, Theory and Problems of Introduction to Digital Systems (McGraw Hill, New York, 1993).

Roth

C. H.

, Fundamentals of Logic Design, 5th edn (Brooks/Cole, Thomson, WHERE? 2004).

10.

Tinder

, Digital Engineering Design: A Modern Approach (Prentice Hall, Englewood Cliffs, NJ, 1991).

11.

Breeding

, Digital Design Fundamentals (Prentice Hall, Englewood Cliffs, NJ, 1989).

12.

Shannon

C. E.

, ‘A symbolic analysis of relay and switching circuits’, Trans. Amer. Inst. Electrical Engineers, 57 (March 1938), 713–723.

13.

Kampel

, A Practical Introduction to New Logic Symbols (Butterworth, Oxford, 1985).

14.

Green

D. H.

, ‘Dual Forms of Reed-Muller Expansions’, IEE Proc. Comput. Digit. Tech., 141(3) (1994), 184–192.

15.

Green

D. H.

, ‘Hybrid Forms of Reed-Muller Expansions’, Int. J. Electronics, 81(1) (1996), 15–35.

16.

Brand

Sasao

, ‘Minimization of AND-EXOR expression using rewrite rules’, IEEE Trans. Computers, 42(5) (1993), 568–576.

17.

Balasubramanian

Narayana

M.R. Lakshmi

Chimadurai

, ‘Design of combinational logical digital circuits using a mixed logic synthesis method’, in Proc. IEEE 2005 Intl Conf on Emerging Technologies, Islamabad, September 17–18, 2005 (IEEE, New York, 2005), pp. 289–294.

18.

Hudson

H. B.

Beaseley

J. S.

Steelman

J. E.

, ‘A CMOS combinational circuit-design method using mixed logic concepts’, IEEE Trans. Educ., 38(3) (1995), 266–273.

19.

Stankovic

R. S.

Sasao

, ‘A discussion on the history of research in arithmetic and Reed-Muller expressions’, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 20(9) (2001), 1177–1179.

20.

Sasao

, ‘Early testable realizations for generalized Reed-Muller expressions’, IEEE Trans. Computers, 46(6) (1997), 709–716.

21.

Bui

H. T.

Wang

Jiang

, Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates', IEEE Trans. CAS-II, 49(1) (2002), 25–30.

22.

Goel

Elgamel

M. A.

Bayoumi

M. A.

Hanafy

, ‘Design methodologies for high-performance noise-tolerant XOR-XNOR circuits’, Proc. IEEE Trans. Circuits and Systems I, 53(4) (2006), 867–878.